Hardware acceleration of automated 4DCT analysis by Robinson, Fraser et al.
Robinson, Fraser and Crockett, Louise and Nailon, Bill and Stewart, Bob 
and McLaren, Duncan (2017) Hardware acceleration of automated 4DCT 
analysis. In: 6th Annual Scientific Meeting of the Scottish Radiotherapy 
Research Forum, 2017-11-02 - 2017-11-02, Stirling Court Hotel (University 
of Stirling). , 
This version is available at https://strathprints.strath.ac.uk/63593/
Strathprints is  designed  to  allow  users  to  access  the  research  output  of  the  University  of 
Strathclyde. Unless otherwise explicitly stated on the manuscript, Copyright © and Moral Rights 
for the papers on this site are retained by the individual authors and/or other copyright owners. 
Please check the manuscript for details of any other licences that may have been applied. You 
may  not  engage  in  further  distribution  of  the  material  for  any  profitmaking  activities  or  any 
commercial gain. You may freely distribute both the url (https://strathprints.strath.ac.uk/) and the 
content of this paper for research or private study, educational, or not-for-profit purposes without 
prior permission or charge. 
Any correspondence concerning this service should be sent to the Strathprints administrator: 
strathprints@strath.ac.uk
The Strathprints institutional repository (https://strathprints.strath.ac.uk) is a digital archive of University of Strathclyde research 
outputs. It has been developed to disseminate open access research outputs, expose data about those outputs, and enable the 
management and persistent access to Strathclyde's intellectual output.
Hardware Acceleration of Automated 4DCT 
Analysis: Implications for Adaptive 
Radiotherapy
Fraser Robinson1, Louise Crockett2, Bill Nailon3, Bob Stewart2, Duncan McLaren3
1. Biomedical Engineering, University of Strathclyde, Glasgow
2. Electronic and Electrical Engineering, University of Strathclyde, Glasgow
3. Edinburgh Cancer Centre, NHS Lothian, Edinburgh
Adaptive Radiotherapy
Hardware Acceleration
 Using hardware better suited to an algorithm than general 
purpose processors
± Greater parallelism
± More efficient data usage
± Deep processing pipelines
 Field Programmable Gate Array (FPGA)
± Array of reconfigurable hardware
± Hardware can be designed to suit the task
Real-Time Processing
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4DCT Segmentation
 3D mean filter
 KƚƐƵ ?ƐŵĞƚŚŽĚƚŽŐĞŶĞƌĂƚĞŽƉƚŝŵĂůƚŚƌĞƐŚŽůĚƐ
Segmentation Results
Case Nominal Range of Motion (mm) Detected Range of Motion (mm)
1 30 30
2 30 30
3 30 30
4 30 30
5 15 15
6 15 18
7 15 15
8 15 15
Runtime Performance
Implementation Average Execution Time (ms)
ARM Cortex-A9 885.0
Hardware accelerated 14.8
Intel Core i5 17.0
Future Work
 Hardware acceleration of planning CT and daily CBCT 
registration
 Automated plan adaptation
 Accelerating dose calculation
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